Cache-Aware Conv3D Lowering Across Embedded World-Model Decoders

## Episode Summary

In this episode, we cover:

- **Cache-Aware Conv3D Lowering Across Embedded World-Model Decoders** (arXiv)

- **DPS: Dual-Mode Precision LLM Serving with Semi-Unified Memory** (arXiv)

- **Nuvacore’s WarpCore Ditches The ISA-First Playbook, Building CPU Silicon Before Deciding On x86, Arm, Or RISC-V - wccftech.com** (google_riscv)

- **Initial Benchmarks Of The SpacemiT K3 RVA23 RISC-V CPU With The K3 Pico-ITX - Phoronix** (google_riscv)

- **The Evolution of CPU Architectures – From Intel 4004 To Modern SoCs - wccftech.com** (google_arch)

---

*Sponsored by Ada, Ago Consulting, and Zen Semiconductor*